An ISO 900 1:2015 Certified Institution

Yes, a war parentipological page 1.

Little principal an analysing a page 1.

LITTLE principal an analysing a page 1.

HARASARAPET PALISHE (1957) - 20501,
CONTEST 1 0543-2409.

#### **Assignment Questions**

Name of the Sub: PDC

Branch: II/II ECE

### UNIT I - LINEAR WAVE SHAPING

- 1(a) Sketch the response of low pass RC circuit for step input and derive the expression for rise time
- (b) Discuss about response of high pass circuit for exponential input?
- (c) A 1 KHz square wave output from an amplifier has rise time tr = 350 ns and tilt = 5 %. Determine the upper and lower 3- dB frequencies.
- 2 a) Prove that et = T/2RC for ramp as input to the High pass RC-Circuit?
  - b) Explain the working principle of rate-of-rise amplifier?
  - c) Explain the working of attenuator as a CRO Probe?
- a. Discuss about RL Low pass circuit and RL High pass circuit
  - b. Sketch the response of low pass RC circuit for step input and derive the expression For rise time.
  - c) An ideal 2µs pulse is fed to an amplifier. Calculate and plot the output waveform when the upper 3-dB frequency is (a) 5 MHz and (b) 0.05 MHz
- 4. a) Explain the response of high pass circuit for square wave input.
  - b) A square wave whose peak to peak amplitude is 4 V extends ±2 V with respect to ground. The duration of the positive section is 0.1 s and that of the negative section is 0.3 s. If this waveform is impressed upon an RC integrating network whose time constant is 0.3 s, what are the steady state maximum and minimum values of the output waveform?
- 5. a) Discuss about response of high pass circuit for exponential input.
  - b) A square wave whose peak to peak amplitude is 4 V extends ±2 V with respect to Ground. The duration of the positive section is 0.3 s and that of the negative section is 0.1 s. If this waveform is impressed upon an RC differentiating network whose Time constant is 0.3 s, what are the steady states maximum and minimum values of The output waveform?

Principal

A MREDOY MEMORAL COLLEGE OF

ENGINEERING & TECHNOLOGY

PETLURIVARI PALEM

Narasaraopet (Mdl), Guntur Dt.,

John

Principal

A.M.REDDY MEMORIAL COLLEGE OF

ENGINEERING & TECHNOLOGY

PETLURIVARI PALEM

Narasarropo ....di), Gunturi Di



An ISO 9001:2015 Certified Institution
With I were provided institution
E.mell: principal anneady-septemble inguinal, com
MUKOHAR ROAD, MATTAN REDOY MAGAR, PETLURWARDALEA
MARABAROPET PALBADU (DET) - 123401,
CONTRET: 08447-34790.

### **Assignment Questions**

Name of the Sub: PDC Branch: II/II ECE

# UNIT III SWITCHING CHARACTERISTICS OF DEVICES

- 1. a) Explain the breakdown voltage consideration of a transistor.
  - b) Explain about Diode forward recovery time and Diode reverse recovery time.
  - c) Explain the design of transistor switch.
- 2. a) Explain about transistor switching times.
  - b) Describe the sequence of events in an n-p-n transistor to change from cutoff to saturation and vice versa. How does temperature affect the saturation junction of a transistor?
  - c) Briefly discuss the influence of breakdown voltages on the choice of supply voltage in a transistor switch.
- 3. a)Draw the circuit of a Schmitt trigger and give some of its applications.
  - b) Design a Schmitt trigger circuit using npn silicon transistors with  $V_{BE} = 0.7V$ ,  $V_{CE}(sat) = 0.2V$ ,  $h_{E}(min) = 60$  and  $I_{C}(ON) = 3mA$  to meet the following specifications:  $V_{CC} = 12V$ , upper threshold voltage,  $V_{UT} = 4V$ , lower threshold voltage,  $V_{LT} = 2V$ .
  - b) What are transpose capacitors? Explain how the commutating capacitors will increase the speed of a fixed-bias binary.
  - c) Draw the circuit diagram of an astable multivibrator and obtain all the steady state voltages and currents. Show how it acts as a voltage to frequency converter.
- 4. a) Design a Schmitt trigger circuit for the following specification: UTP = 8 V, LTP = 5 V, VCC = 15 V, IC (sat) = 2 mA, hFE(min) = 25.
  - b) With neat circuit diagram, Explain the working of fixed bias bistable multi vibrator.
- 5. a) Derive the equation for voltage-to-frequency converter when a stable multi vibrator is used as a basic circuit.
  - b) The Schmitt trigger circuit also called sinusoidal to square converter? Explain the working principle.
  - c) Sketch the circuit diagram of Schmitt trigger and explain its operation.

M RED

Principal

A.M.REDDY MEMORIAL COLLEGE OF

ENGINEERING & TECHNOLOGY

PETLURIVARI PALEM

Narasarappat (Mdi), Guntur Dy

Principal

A.M. REDDY MEMORIAL COLLEGE OF

ENGINEERING & TECHNOLOGY

PETLURIVARI PALEM

PETLURIVARI PALEM

Natasaraguet (Mdl), Guritury, Dr.



An ISO 9001:2015 Certified Institution
Web: www.auroddynajheering.ac.in
E.mair principal.euroddynajheering.ac.in
E.mair principal.euroddynajheeringspaall.com
#UKONDA ROAD, MASTAH REDDY HAGAN, PETLURIYARIPALEM
HARLAHAGDET PALNADU (0/57) - 32260\*,
CONTACT: 08467-24790.

## **Assignment Questions**

Name of the Sub: PDC Branch: H/H ECE

# UNIT III SWITCHING CHARACTERISTICS OF DEVICES

- 1. a) Explain the breakdown voltage consideration of a transistor.
  - b) Explain about Diode forward recovery time and Diode reverse recovery time.
  - c) Explain the design of transistor switch.
- 2. a) Explain about transistor switching times.
  - b) Describe the sequence of events in an n-p-n transistor to change from cutoff to saturation and vice versa. How does temperature affect the saturation junction of a transistor?
  - c) Briefly discuss the influence of breakdown voltages on the choice of supply voltage in a transistor switch.
- 3. a)Draw the circuit of a Schmitt trigger and give some of its applications.
  - b) Design a Schmitt trigger circuit using npn silicon transistors with  $V_{BE} = 0.7V$ ,  $V_{CE}(sat) = 0.2V$ ,  $h_B(min) = 60$  and  $I_C(ON) = 3mA$  to meet the following specifications:  $V_{CC} = 12V$ , upper threshold voltage,  $V_{UT} = 4V$ , lower threshold voltage,  $V_{LT} = 2V$ .
  - b) What are transpose capacitors? Explain how the commutating capacitors will increase the speed of a fixed-bias binary.
  - c) Draw the circuit diagram of an astable multivibrator and obtain all the steady state voltages and currents. Show how it acts as a voltage to frequency converter.
- 4. a) Design a Schmitt trigger circuit for the following specification: UTP = 8 V, LTP = 5 V, VCC = 15V, IC (sat) = 2 mA, hFE(min) = 25.
  - b) With neat circuit diagram, Explain the working of fixed bias bistable multi vibrator.
- 5. a) Derive the equation for voltage-to-frequency converter when a stable multi vibrator is used as a basic circuit.
  - b) The Schmitt trigger circuit also called sinusoidal to square converter? Explain the working principle.
  - c) Sketch the circuit diagram of Schmitt trigger and explain its operation.

PETLURIVARI PALEM Narasaracpes (Fidi), Gunturiot.

Principal

AM REDDY MEMORIAL COLLEGE OF
ENGINEERING & TECHNOLOGY
PETLIT (ARI PALEM
TO Guntario)



An ISO 9001:2015 Certified Institution
Web: www.ameedgenglooping.c.in
E.meli: principel.ammedgenglooping.c.in
HUKONDA ROAD, MASYAN REDDY MADAR, PETLURIVARUPALEM
HARALAMADET PALKADU (DIST) - 322401,
CONTACT: 08497-247WO.

#### **Assignment Questions**

Name of the Sub: PDC

Branch: II/II ECE

### **UNIT I - LINEAR WAVE SHAPING**

- 1(a) Sketch the response of low pass RC circuit for step input and derive the expression for rise time
- (b) Discuss about response of high pass circuit for exponential input?
- (c) A 1 KHz square wave output from an amplifier has rise time tr = 350 ns and tilt = 5 %. Determine the upper and lower 3- dB frequencies.
- 2 a) Prove that et = T/2RC for ramp as input to the High pass RC-Circuit?
  - b) Explain the working principle of rate-of-rise amplifier?
    - c) Explain the working of attenuator as a CRO Probe?
- 3 a. Discuss about RL Low pass circuit and RL High pass circuit
  - b. Sketch the response of low pass RC circuit for step input and derive the expression For rise time.
  - c) An ideal 2µs pulse is fed to an amplifier. Calculate and plot the output waveform when the upper 3-dB frequency is (a) 5 MHz and (b) 0.05 MHz
- 4. a) Explain the response of high pass circuit for square wave input.
  - b) A square wave whose peak to peak amplitude is 4 V extends ±2 V with respect to ground. The duration of the positive section is 0.1 s and that of the negative section is 0.3 s. If this waveform is impressed upon an RC integrating network whose time constant is 0.3 s, what are the steady state maximum and minimum values of the output waveform?
- 5. a) Discuss about response of high pass circuit for exponential input.
  - b) A square wave whose peak to peak amplitude is 4 V extends  $\pm 2 \text{ V}$  with respect to Ground. The duration of the positive section is 0.3 s and that of the negative section is 0.1 s. If this waveform is impressed upon an RC differentiating network whose Time constant is 0.3 s, what are the steady states maximum and minimum values of The output waveform?

Principal

AM REDDY MEMORIAL COLLEGE OF
ENGINEERING & TECHNOLOGY
ENGINE

Principal
AM REDDY MEMORIAL COLLEGE OF
ENGINEERING & TECHNOLOGY
PETLURIVARI PALEM
Narasar: pol(Mdl), Guntar, Dr.



An ISO 9001:2015 Certified Institution
Web : www.envedyongleering.e.in
E.mait: principal.enureddyongleering.e.in
RUNONDA ROAD, MASTAN REDDY HAGAR, PETLURIVARIPALEM
MARASARAPET PALMOU (DIST) - 322601,
COSTACT: UB647-24790.

#### **Assignment Questions**

Name of the Sub: PDC

Branch: II/II ECE

# UNIT II NON-LINEAR WAVE SHAPING

- 1. a) Define i) Rise time ii) Fall time iii) Delay time iv) Storage time and Explain the factors which contribute to the delay time of transistor.
  - b) Draw the circuit of CMOS NOR gate and explain its operation. Mention the advantages of CMOS over the other digital logic families.
- 2. a) Give the circuits of different types of shunt clippers and explain their operation with the help of their transfer characteristics
  - b) State and prove clamping circuit theorem
- 3. a) Explain the working of a two-level diode clipper with the help of circuit diagram, waveform and transfer characteristics.
  - b) Determine the output waveform for the biased clipping circuit for the square wave input.
- 4. a) Draw the circuit diagram and explain the working of transistor clippers.
  - b) Draw the basic circuit diagram of negative peak clamper circuit and explain its operation.
  - c) Give some applications of clipping & clamping circuits.
- 5. a) With neat circuit diagram, explain the working of an emitter coupled clipper.
  - b) Explain the clamping circuit considering the source resistance and the diode Forward resistance.
- 6. a) Explain the working of negative clamping circuit.
  - b) Design a diode clamper to restore the negative peaks of the input signal to zero level. Use a silicon diode with Rf =  $50 \Omega$  and Rr =  $400 k\Omega$ . The frequency of the input signal is 5 kHz.
- 7. a) Prove that external resistance  $R = \sqrt{Rr} \times Rf$  in a clipping circuit?
  - b) Discuss the function of series diode and shunt diode clipping circuits? How can the clipping level shifted to reference voltage? Explain?
- 8. a) Draw the basic circuit diagram of positive peak clamper circuit and explain its operation.
  - b) Explain transfer characteristics of emitter coupled clipper and derive necessary equations

A M REDDY MEMORIAL COLLEGE ENGINEERING & TECHNOLOGY PETLURIVARI PALEM Narasarsoper (MdI), Gunturi Di

Principal

AM REDDY MEMORIAL COLLEGE OF

ENGINEERING & TECHNOLOGY

PETLURIVA STI PALEM

PETLURIVA STI PALEM

201557